View SP6205EM5-28-L_6754913.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation very low dropout voltage: 0.6 ? pmos pass device accurate output voltage: 2% over temperature guaranteed 500ma output current: sp6205 ultra low noise output: 12 v rms with 10nf bypass unconditionally stable with 2.2 f ceramic low quiescent current: 45 a very low ground current: 350 a at 500 ma power-saving shutdown mode: < 1 a fast turn-on and turn-off: 60us fast transient response current limit and thermal shutdown protection very good load/line regulation: 0.07/0.04% excellent psrr: 67db<1khz industry standard sot-23-5 and small 2x3 dfn package fixed output voltages: 2.5v, 2.7v, 2.8v, 2.85v, 3.0v and 3.3v adjustable output available low noise, 300ma and 500ma cmos ldo regulators sp6203/6205 description cellular / gsm phones laptop / palmtop computers battery-powered systems pagers medical devices mp3/cd players digital still cameras features applications the sp6203/6205 are ultra low noise cmos ldos with very low dropout and ground current. the noise performance is achieved by means of an external bypass capacitor without sacrificing turn-on and turn-off speed critical to portable applications. extremely stable and easy to use, these devices offer excellent psrr and line/load regulation. target applications include battery-powered equipment such as portable and wireless products. regulators' ground current increases only slightly in dropout. fast turn-on/turn-off enable control and an internal 30 ? pull down on output allows quick discharge of output even under no load conditions. both ldos are protected with current limit and thermal shutdown. both ldo's are availiable in fixed & adjustable output voltage versions and come in an industry standard sot-23 and small 2x3 dfn package. for sc-70 100ma cmos ldo, sp6213 is available. typical application circuit 3 2 1 c out 2.2 f ceramic v out v in en byp 4 5 sp6203 sp6205 5-pin fixed c in 2.2 f 3 2 1 c out 2.2 f ceramic v out v in en adj 4 5 sp6203 sp6205 5-pin adjustable c in 2.2 f sp6203 sp6205 8 pin dfn v in nc v out nc gnd en nc 1 2 3 4 8 7 6 5 adj sp6203 sp6205 8 pin dfn v in nc v out v out byp gnd en nc 1 2 3 4 8 7 6 5 fixed adjustable now available in lead free packaging
2 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation electrical specifications absolute maximum ratings supply input voltage (v in ) ...................................................... -2v to 6v output voltage (v out ) ................................................. -0.6v to v in +1v enable input voltage (v en ) ..................................................... -2v to 6v power dissipation (p d ) ................................... internally limited, note 1 lead temperature (soldering 5s) .............................................. +260 c storage temperature .................................................. -65 c to +150 c junction temperature ............................................................... +150 c these are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. exposure to absolute maximum rating conditions for extended periods of time may affect reliability. unless otherwise specified: v in =v out + 0.5v to 6v, c out = 2.2 f ceramic, c in = 2.2 f, i out =100 a, -40 c < t < 125 c. the ? denotes the specifications which apply over full operating temperature range -40 c to +125 c, unless otherwise specified. parameter min typ max units ? conditions input voltage 2.7 6 v ? output voltage accuracy -2 +2 % ? variation from specified v out output voltage 50 ppm/ c ? v out / ? t temperature coefficient, note2 reference voltage 1.225 1.25 1.275 v ? adjustable version only line regulation 0.04 0.3 %/v ? v out (v in below 6v) load regulation, note 3 0.07 0.3 % i out = 0.1ma to 300ma (sp6203) 0.13 0.5 i out = 0.1ma to 500ma (sp6205) dropout voltage, note 4 0.06 i out = 0.1ma 60 i out = 100ma 120 mv i out = 200ma 180 300 ? i out = 300ma (sp6203) 300 500 ? i out = 500ma (sp6205) ground pin current, note 5 45 100 ? i out = 0.1ma (i quiescent ) 110 i out = 100ma 175 ai out = 200ma 235 330 ? i out = 300ma (sp6203) 350 490 ? i out = 500ma (sp6205) shutdown supply current 0.01 1 a ? v en < 0.4v (shutdown) current limit 0.33 0.50 0.8 a v out = 0v (sp6203) 0.55 0.85 1.4 v out = 0v (sp6205) thermal shutdown junction 170 c regulator turns off temperature thermal shutdown hysteresis 12 c regulator turns on again at 158 c power supply rejection ratio 67 db f 1khz output noise voltage, note 6 150 c byp = 0nf, i out = 0.1ma 630 c byp = 0nf, i out =300ma 12 v rms c byp = 10nf, i out = 0.1ma 50 75 c byp = 10nf, i out = 300ma thermal regulation, note 7 0.05 %/w ? v out / ? p d wake-up time (t wu ), note 8 25 50 sv in 4v, note 10 (from shutdown mode) i out = 30ma turn-on time (t on ), note 9 60 120 sv in 4v, note 10 (from shutdown mode) i out = 30ma turn-off time (t off ), 100 250 si out = 0.1ma, v in 4v, note 10 15 25 i out = 300ma, v in 4v, note 10 output discharge resistance 30 ? no load enable input logic low voltage 0.4 v ? regulator shutdown enable input logic high voltage 1.6 v ? regulator enabled input voltage (v in ) ......................................................... +2.7v to +5.5v enable input voltage (v en ) ...................................................... 0 to 5.5v junction temperature (t j ) ........................................... -40 c to +125 c thermal resistance, sot-23-5 ( ja ) ........................................... note 1 thermal resistance, 8 pin dfn ( ja ) .......................................... note 1 remark: the device is not guaranteed to function outside its operating rating. operating ratings
3 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation electrical specifications notes note 1: maximum power dissipation can be calculated using the formula: p d = (t j(max) - t a ) / ja , where t j(max) is the junction temperature, t a is the ambient temperature and ja is the junction-to-ambient thermal resistance. jc is 6?/w for this package. exceeding the maximum allowable power dissipation will result in excessive die temperature and thermal shutdown protection. for 5 pin sot-23 ja is 191 c/w and 59 c/w for the 8 pin dfn. a part mounted on a pc board will deliver improved thermal perfformance based on copper surface area. note 2: output voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range. note 3: regulation is measured at constant junction temperature using low duty cycle pulse testing. changes in output voltage due to heating effects are covered by the thermal regulation specification. note 4: dropout-voltage is defined as the input to output differential at which the output voltage drops 2% below its nominal value measured at 1v differential. note 5: ground pin current is the regulator quiescent current. the total current drawn from the supply is the sum of the load current plus the ground pin current. note 6: output noise voltage is defined within a certain bandwidth, namely 10hz < bw < 100khz. an external bypass cap (10nf) from reference output (byp pin) to ground significantly reduces noise at output. note 7: thermal regulation is defined as the change in output voltage at a time ??after a change in power dissipation is applied, excluding load and line regulation effects. specifications are for a 300ma load pulse at v in = 6v for t = 1ms. note 8: the wake-up time (t wu ) is defined as the time it takes for the output to start rising after enable is brought high. note 9: the total turn-on time is called the settling time (t s ), which is defined as the condition when both the output and the bypass node are within 2% of their fully enabled values when released from shutdown. note 10: for output voltage versions requiring vin to be lower than 4v, timing (t on & t off ) increases slightly. (optional) cbyp v out byp en v in gnd bandgap reference thermal shutdown & current limit 1.25v r2 r1 adj v out en v in gnd bandgap reference thermal shutdown & current limit 1.25v low noise fixed regulator - 5 pin low noise adjustable regulator - 5 pin functional diagram
4 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation pin description pin number name function 1v in power supply input 2 gnd ground terminal 3e n enable/shutdown (logic high = enable, logic low = shutdown) 4 (fixed) byp reference bypass input for ultra-quiet operation. connecting a 10nf cap on this pin reduces output noise. 4 (adj.) adj adjustable (input): adjustable regulator feed- back input. connect to a resistive voltage- divider network. 5v out regulator output voltage 5 pin option v in gnd en v out byp sipex 4 3 5 1 2 v in gnd en v out adj sipex 4 3 5 1 2 fixed voltage regulator adjustable voltage regulator pinouts
5 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation typical performance characteristics v out i o (200ma/div) v out v en v out v en v out v en v out (ac) i out v out (ac) v in current limit turn on time, r load = 50 ? (60ma) turn off time, r load = 6 ? (500ma) turn off time, r load = 30k (0.1ma) line regulation, line step from 4v to 6v, i o = 1ma load regulation, i o = 100 a ~ 500ma
6 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation typical performance characteristics: continued v en v out v in = 3.5v, i o = 500ma v in v out byp v in v out byp v in v out byp v in v out byp start up waveform, v in = 3.5v, i o = 500ma start up waveform, slow v in , no load start up waveform, slow v in , c out =1000 f, i o =0ma start up waveform, slow v in , 500ma output load start up waveform, slow v in , c out =1000 f, i o =500ma v in v out byp fast v in , no load
7 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation typical performance characteristics: continued v in v out byp fast v in = 1000 f output load fast v in , 500ma output load v in v out byp fast v in , c out =1000 f, i o =500ma
8 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation general overview the sp6203/6205 is intended for applications where very low dropout voltage, low supply current and low output noise are critical, even with high load conditions (500ma maximum). unlike bipolar regulators, the sp6203/6205 (cmos ldo) supply current increases only slightly with load current. the sp6203/6205 contains an internal bandgap reference which is fed into the inverting input of the ldo-amplifier. the output voltage is then set by means of a resistor divider and compared to the bandgap reference voltage. the error ldo-amplifier drives the gate of a p-channel mosfet pass device that has a r ds(on) of 0.6 ? at 500ma producing a 300mv drop at the out- put. furthermore, the sp6203/6205 has its own cur- rent limit circuitry (500ma/850ma) to ensure that the output current will not damage the device during output short, overload or start-up. also, the sp6203/6205 includes thermal shut- down circuitry to turn off the device when the junction temperature exceeds 170 c and it re- mains off until the temperature drops by 12 c. enable/shutdown operation the sp6203/6205 is turned off by pulling the v en pin below 0.4v and turned on by pulling it above 1.6v. if this enable/shutdown feature is not required, it should be tied directly to the input supply voltage to keep the regulator output on at all time. while in shutdown, v out quickly falls to zero (turn-off time is dependent on load conditions and output capacitance on v out ) and power consumption drops nearly to zero. i nput capacitor a small capacitor of 2.2 f is required from v in to gnd if a battery is used as the power source. any good quality electrolytic, ceramic or tantalum capacitor may be used at the input. output capacitor an output capacitor is required between v out and gnd to prevent oscillation. a 2.2 f output capacitor is recommended. larger values make the chip more stable which means an improvement of the regulator? tran- sient response. also, when operating from other sources than batteries, supply-noise rejection can be improved by increasing the value of the input and output capacitors and using passive filtering techniques. for a lower output current, a smaller output capacitance can be chosen. finally, the output capacitor should have an effective series resistance (esr) of 0.5 ? or less. therefore, the use of good quality ceramic or tantalum capacitors is advised. bypass capacitor a bypass pin (byp) is provided to decouple the bandgap reference. a 10nf external capacitor connected from byp to gnd reduces noise present on the internal reference, which in turn significantly reduces output noise and also im- proves power supply rejection. note that the minimum value of c out must be increased to maintain stability when the bypass capacitor is used because c byp reduces the regulator phase margin. if output noise is not a concern, this input may be left unconnected. larger capacitor values may be used to further improve power supply rejection, but result in a longer time period (slower turn on) to settle output voltage when power is initially applied. no load stability the sp6203/6205 will remain stable and in regulation with no external load (other than the internal voltage driver) unlike many other volt- age regulators. this is especially important in cmos ram battery back-up applications. theory of operation
9 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation theory of operation: continued turn on time the turn on response is split up in two separate response categories: the wake up time (t wu ) and the settlling time (t s ). the wake up time is defined as the time it takes for the output to rise to 2% of its total value after being released from shutdown (e n > 0.4v). the settling time is defined as the condition where the output reaches 98% of its total value after being released from shutdown. the latter is also called the turn on time and is dependent on the output capacitor, a little bit on load and, if present, on a bypass capacitor. t j(max) is the maximum junction temperature of the die and is 125 c. t a is the ambient tempera- ture. ja is the junction-to-ambient thermal re- sistance for the regulator and is layout depen- dent. the sot-23-5 package has a j a of approximately 256 c/w for minimum pcb copper footprint area. this results in a maximum power dissipation of: p d(max) = [(125 c - 25 c)/(256 c/w)] = 390mw the actual power dissipation of the regulator circuit can be determined using one simple equation: p d = (v in - v out ) * i out + v in * i gnd to prevent the device from entering thermal shutdown. maximum power dissipation can not be exceeded. substituting p d(max) for p d and solving for the operating conditions that are critical to the ap- plication will give the maximum operating con- ditions for the regulator circuit. for example, if we are operating the sp6203 3.0v at room temperature, with a minimum footprint layout and and output current of 300ma, the maximum input voltage can be determined, based on the equation below. ground pin current can be taken from the electrical specifications table (0.23ma at 300ma). 390mw = (v in -3.0v) * 300ma + v in *0.23ma after calculations, we find that the maximum input voltage of a 3.0v application at 300ma of output current in a sot-23-5 package is 4.3v. so if the intend is to operate a 5v output version from a 6v supply at 300ma load and at a 25 c ambient temperature, then the actual total power dissipation will be: p d =([6v-5v]*[300ma])+(6v*0.23ma)=301.4 mw this is well below the 390mw package maxi- mum. therefore, the regulator can be used. turn off time the turn off time is defined as the condition where the output voltage drops about 66% ( ) of its total value. 5 to 7 is the constant where the output voltage drops nearly to zero. there will always be a small voltage drop in shutdown because of the switch unless we short-circuit it. the turn off time of the output voltage is depen- dent on load conditions, output capacitance on v out (time constant = r l c l ) and also on the difference in voltage between input and output. thermal considerations the sp6203/6205 is designed to provide 300/ 500 ma of continuous current in a tiny package. maximum power dissipation can be calculated based on the output current and the voltage drop across the part. to determine the maximum power dissipation of the package, use the junc- tion-to-ambient thermal resistance of the device and the following basic equation: p d = (t j(max) - t a ) / j a 2% t(s) = t(on) 98% t(wu) v out v enable
10 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation note that the regulator cannot always be used at its maximum current rating. for example, in a 5v input to 3.0v output application at an ambi- ent temperature of 25 c and operating at the full 500ma (i gnd = 0.355ma) load, the regulator is limited to a much lower load current, deter- mined by the following equation: 390mw = ( [5v-3v]*[ i load(max) ]) +(5v*0.355ma) after calculation, we find that in such an appli- cation (sp6205) the regulator is limited to 194.1ma. doing the same calculations for the 300ma ldo (sp6203) will limit the regulator? output current to 194.4ma. also, taking advantage of the very low dropout voltage characteristics of the sp6203/6205, power dissipation can be reduced by using the lowest possible input voltage to minimize the input-to-output drop. adjustable regulator applications the sp6203/6205 can be adjusted to a specific output voltage by using two external resistors (see functional diagram). the resistors set the output voltage based on the following equation: v out = v ref *(r1/r2 + 1) resistor values are not critical because adj (adjust) has a high input impedance, but for best performance use resistors of 470k ? or less. a bypass capacitor from adj to v out provides improved noise performance. dual-supply operation when used in dual supply systems where the regulator load is returned to a negative supply, the output voltage must be diode clamped to ground. layout considerations the primary path of heat conduction out of the package is via the package leads. therefore, careful considerations have to be taken into account: 1) attaching the part to a larger copper footprint will enable better heat transfer from the device, especially on pcb? where there are internal ground and power planes. 2) place the input, output and bypass capacitors close to the device for optimal transient re- sponse and device behavior. 3) connect all ground connections directly to the ground plane. in case there? no ground plane, connect to a common local ground point before connecting to board ground. such layouts will provide a much better thermal conductivity (lower ja ) for, a higher maximum allowable power dissipation limit. theory of operation: continued
11 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation package: 5 pin sot-23 a a2 a1 side view d e e/2 e1 n/2 2 1 b e e1 e1/2 n n/2 +1 l1 l l2 1 seating plane gauge plane view c see view c b b c with plating base metal b 1 - - 1.45 0 - 0.15 dimensions in (mm) 5 pin sot-23 jedec mo-178 (aa) variation 0.90 1.15 1.30 0.30 - 0.50 0.08 - 0.22 2.90 bsc 2.80 bsc 1.60 bsc 0.30 0.45 0.60 0.60 ref 0? 4? 8 a a1 a2 b c d e e1 l l1 l2 5? 10? 15 1 min nom max 0.25 bsc e e1 1.90 bsc 0.95 bsc section b-b seating plane view a-a 5 pin sot-23
12 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation package: 8 pin dfn t op view d a d2 bottom view e2 b e l a1 a3 e e/2 d/2 12 k k side view pin 1 identifier to be located within this shaded area. t erminal #1 index area (d/2 * e/2) 2x3 8 pin dfn jedec mo-229c (vced-2) variation dimensions in (mm) symbol min nom max a a1 a3 b d d2 e2 e l 0.80 0.90 1.00 0 0.02 0.05 0.20 2.00 bsc 1.50 1.75 0.30 0.40 0.50 1.60 1.90 0.18 0.25 0.30 0.50 2x3 8 pin dfn e 3.00 bsc - - - -- - 0.20 - -
13 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation ordering information part number top mark temperature range package type sp6203em5-2.5 ..................... l2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-2.5/tr ............... l2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-2.7 ..................... g2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-2.7/tr ............... g2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-2.8 ..................... q3ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-2.8/tr ............... q3ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-2.85 ................... h2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-2.85/tr ............. h2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-3.0 ..................... m2ww ..................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-3.0/tr ............... m2ww ..................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-3.3 ...................... j2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-3.3/tr ................ j2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-adj ................... q2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203em5-adj/tr ............. q2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6203er-2.5 .................. 620325yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-2.5/tr ............ 620325yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-2.7 .................. 620327yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-2.7/tr ............ 620327yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-2.8 .................. 620328yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-2.8/tr ............ 620328yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-2.85 ................ 620385yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-2.85/tr .......... 620385yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-3.0 .................. 620330yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-3.0/tr ............ 620330yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-3.3 .................. 620333yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-3.3/tr ............ 620333yww ................. -40?c to +125?c ......................... 8 pin dfn sp6203er-adj ................ 6203eryww ................ -40?c to +125?c ......................... 8 pin dfn sp6203er-adj/tr .......... 6203eryww ................ -40?c to +125?c ......................... 8 pin dfn analog excellence corporation sipex corporation headquarters and sales office 233 south hillview drive milpitas, ca 95035 tel: (408) 934-7500 fax: (408) 935-7600 /tr = tape and reel pack quantity is 2,500 for sot-23 and 3,000 for dfn. available in lead free packaging. to order add "-l" suffix to part number. example: sp6205er-adj/tr = standard; sp6205er-adj-l/tr = lead free
14 date: 05/25/04 sp6203/6205 low noise, 300 and 500ma cmos ldo regulators ?copyright 2004 sipex corporation ordering information part number top mark temperature range package type sp6205em5-2.5 ..................... v2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-2.5/tr ............... v2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-2.7 ..................... r2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-2.7/tr ............... r2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-2.8 ..................... e3ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-2.8/tr ............... e3ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-2.85 ................... s2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-2.85/tr ............. s2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-3.0 ..................... w2ww ..................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-3.0/tr ............... w2ww ..................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-3.3 ..................... t2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-3.3/tr ............... t2ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-adj ................... a3ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205em5-adj/tr ............. a3ww ...................... -40?c to +125?c .................... 5 pin sot-23 sp6205er-2.5 .................. 620525yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-2.5/tr ............ 620525yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-2.7 .................. 620527yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-2.7/tr ............ 620527yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-2.8 .................. 620528yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-2.8/tr ............ 620528yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-2.85 ................ 620585yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-2.85/tr .......... 620585yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-3.0 .................. 620530yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-3.0/tr ............ 620530yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-3.3 .................. 620533yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-3.3/tr ............ 620533yww ................. -40?c to +125?c ......................... 8 pin dfn sp6205er-adj ................ 6203eryww ................ -40?c to +125?c ......................... 8 pin dfn sp6205er-adj/tr .......... 6203eryww ................ -40?c to +125?c ......................... 8 pin dfn corporation sipex corporation headquarters and sales office 233 south hillview drive milpitas, ca 95035 tel: (408) 934-7500 fax: (408) 935-7600 /tr = tape and reel pack quantity is 2,500 for sot-23 and 3,000 for dfn. available in lead free packaging. to order add "-l" suffix to part number. example: sp6205er-adj/tr = standard; sp6205er-adj-l/tr = lead free sipex corporation reserves the right to make changes to any products described herein. sipex does not assume any liability aris ing out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor t he rights of others.

▲Up To Search▲

Price & Availability of SP6205EM5-28-L

	To Download SP6205EM5-28-L Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .